1
field effect transistors, 2 and photodetectors 3 based on Si 1ϪxϪy Ge x C y layers have been fabricated recently. In the realization of Si and Si-based heterojunction field effect transistors, oxidation is one of the most crucial process steps. Research in thermal oxide on Si 1Ϫx Ge x showed that Ge segregation at the SiO 2 /Si 1Ϫx Ge x interface leading to high negative fixed oxide charge (Q f ) and interface state density (D it ). 4 Rapid thermal process has been suggested [4] [5] [6] to be suitable for Si 1Ϫx Ge x strained layer as it creates less misfit dislocations. In this letter, we examine the effects of Ge segregation and the role of C on the electrical properties of rapid thermal oxides ͑RTO͒ on Si 1ϪxϪy Ge x C y films.
The Si 1ϪxϪy Ge x C y samples were grown on n-type ͑100͒ Si substrates in a rapid thermal chemical vapor deposition ͑RTCVD͒ system. RTO was carried out at 1000°C in dry oxygen ambient for 270 s for all the samples. The oxide thickness was found to be between 10 and 16 nm. Details of the growth procedure and RTO process can be found in Refs. 7 and 8, respectively. The electrical properties of the oxides were obtained from the capacitance-voltage, conductancevoltage, current-voltage, and constant current stressing characteristics of an aluminum gate metal-oxide-semiconductor ͑MOS͒ capacitor structure. Figure 1 shows an x-ray photoelectron spectroscopy ͑XPS͒ result of a RTO Si 0.8686 Ge 0.113 C 0.0184 sample. The peaks at the surface of the oxide correspond to the O 2s peak at 25.0 eV and the smaller and broaden GeO 2 peak at 33.7 eV. 9 The thin GeO 2 layer at the oxide surface has been identified previously at 1221.43 eV. 8 By focusing on the Ge 3d peak ͑29.2 eV͒, one can see from Fig. 1 that elemental Ge is present throughout the oxide layer. This is not observable with the Ge 2p peak. 8 The Ge 3d intensity peaks at the oxide surface and reduces as oxide thickness increases. The strong Ge 3d peak at the SiO 2 /Si 1ϪxϪy Ge x C y interface ͑at profile time 1250-1500 s͒ confirmed the segregation of Ge at the interface. Riley and Hall 9 reported a small amount of elemental Ge in anodized oxide on Si 0.84 Ge 0.16 alloy film. In contrast, Fig. 1 shows a significantly higher elemental Ge concentration at the bulk and surface of SiO 2 . Figure 2 shows the high frequency ͑1 MHz͒ capacitance versus voltage characteristics of all the RTO samples. The inversion capacitance values (C i ) are higher for the Si 1ϪxϪy Ge x C y than Si 0.887 Ge 0.113 samples. C i of the Si 1ϪxϪy Ge x C y samples increases with increasing C concentration. As C i can be increased with an increase in donor concentration in the semiconductor of a MOS capacitor, the increase in C i of the Si 1ϪxϪy Ge x C y samples may be due to an increase of donor-like centers in these films. This is possible as donor-like centers could be formed with the introduction of carbon into the SiGe network and the concentration of such centers increases with increasing C concentration. 10 Q f is calculated from the flatband voltage of Fig. 2 , respectively. D it is higher for Si 1ϪxϪy Ge x C y samples compared to Si 0.887 Ge 0.113 and increases with an increase in C concentration in the films. As the increase in the Ge pileup at the SiO 2 /Si 1ϪxϪy Ge x C y interface will increase the misfit dislocation, D it is therefore directly related to the peak Ge concentration at the SiO 2 /Si 1ϪxϪy Ge x C y interface. Figure 3 shows the current versus field characteristics of the MOS capacitors measured under a positive gate bias condition. The breakdown field strength of oxide grown on Si 1ϪxϪy Ge x C y films was found to be in the range of 10-14 MV/cm. The oxide breakdown field reduces as the C concentration in the Si 1ϪxϪy Ge x C y substrate increases. The SiO 2 /Si 1ϪxϪy Ge x C y barrier heights extracted from Fig. 3 were found to be 3.48, 3.07, 2.72, and 2.82 eV for samples Si 0.887 Ge 0.113 , Si 0.8811 Ge 0.113 C 0.0059 , Si 0.8738 Ge 0.113 C 0.0132 , and Si 0.8686 Ge 0.113 C 0.0184 , respectively. Cross-sectional transmission electron microscope results of the RTO Si 1ϪxϪy Ge x C y samples show the rough SiO 2 /Si 1ϪxϪy Ge x C y interface for higher C content samples. 13 We believe this roughen interface results in higher electric field and thus a lower effective barrier height. 14 We monitored the change of gate voltage (⌬V G ) of the MOS capacitors for a constant current 30 nA/cm 2 with positive bias to the Al gate. The positive ⌬V G shift for all the samples in Fig. 4͑a͒ shows electron trapping characteristics. The electron trap generation is higher for Si 0.887 Ge 0.113 than the Si 1ϪxϪy Ge x C y samples, and the trap generation rate decreases with increasing C concentration in the films. Our secondary ion mass spectroscopy results 8 showed that during RTO of Si 1ϪxϪy Ge x C y samples, some of the C is consumed via formation of CO 2 or CO and the rest remains in the oxide. Carbon atoms in the oxide have been reported 15 to act as positive charges. All these nonsubstitutional C contributes to hole traps, and hence, decreases electron trap generation. 16 Figure 4͑b͒ shows that the charge to breakdown value of Si 0.887 Ge 0.113 sample is higher compared to Si 1ϪxϪy Ge x C y samples. For the Si 1ϪxϪy Ge x C y samples, the charge to breakdown value decreases with an increase in the C concentration. During oxidation the outdiffusion of C atoms may cause conducting path between the interfaces to be formed via randomly generated traps in the oxide. Such conducting path will reduce the charge to breakdown value of the film. 
